

FIG. 1




FIG. 2




FIG. 3




FIG. 4





FIG.5



State transition condition
(Transition occurs when each condition is satisfied)

Condition 1: CPBREQ & ((!DMPRIV & !DMBREQ) or (DMPRIV & DMBREQ2P))
 Condition 2: !WAIT (not in WAIT state)
 Condition 3: DMBREQ
 Condition 4: !(LOCK & CPBREQ) & !WAIT (not LOCKed and not in WAIT state)

State Definition
(output levels of signals for each state)

DMA	: DMGNT = High, DMGNTD = High
NEXCPU	: DMGNT = Low, DMGNTD = High (Bus use permission is transferred to CPU in next cycle)
CPU	: DMGNT = Low, DMGNTD = Low
NEXDMA	: DMGNT = High, DMGNTD = Low (Bus use permission is transferred to DMAC in next cycle)


[NOTE] Meanings of above symbols are as follows:

& ... logical multiplication
 or ... logical sum
 ! ... inversion of logic

FIG. 6 29096860

FIG. 6

01R00073



卷之三

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13

2000



01R00073

FIG. 14

